

AMENDMENTS TO THE CLAIMS

1           1.     (Currently Amended) A multiplexer, comprising:  
2                 a first logic module operable to receive a first plurality of data input  
3                         signals and a first ~~plurality~~ set of select signals and to generate a  
4                         first output signal in response thereto;  
5                 a second logic module operable to receive said first set of data input  
6                         signals and a first set of complementary select signals  
7                         corresponding to said first set of select signals and to generate a  
8                         second output signal in response thereto;  
9                 an output line operable to receive a plurality of output signals from said  
10                         first and second logic modules;  
11                 a first gate operable to receive said first output signal and to transfer said  
12                         first output signal to said output line; and  
13                 a second gate operable to receive said second output signal and to transfer  
14                         said second output signal to said output line;  
15                 wherein the capacitive loading of said first and second logic modules is  
16                         isolated from said output line by said first and second gates,  
17                         respectively.

1           2.     (Original)     The multiplexer of claim 1, wherein said first and second  
2     logic modules comprise static logic.

1           3.     (Original)     The multiplexer of claim 2, wherein said first gate  
2     comprises a pMOS transistor operable to invert said first signal transferred to said output  
3     line.

1           4.     (Original)     The multiplexer of claim 2, wherein said second gate  
2     comprises an nMOS transistor operable to invert said second signal transferred to said  
3     output line.

1           5.       (Original)     The multiplexer of claim 1, further comprising a keeper  
2       circuit operable to maintain said output line at a predetermined voltage.

1           6.       (Original)     The multiplexer of claim 1, wherein at least one of said  
2       select signals is "high," and said output line is not connected to a keeper.

1           7.       (Currently Amended) A multiplexer, comprising:  
2               a plurality of data input units, wherein each of said data input units  
3               comprises:  
4               a first logic module operable to receive a first plurality of data  
5               input signals and a first ~~plurality~~ set of select signals and to  
6               generate a first output signal in response thereto;  
7               a second logic module operable to receive said first set of data  
8               input signals and a first set of complementary select signals  
9               corresponding to said first set of select signals and to  
10              generate a second output signal in response thereto;  
11              an output line operable to receive a plurality of output signals from  
12              said first and second logic modules;  
13              a first gate operable to receive said first output signal and to  
14              transfer said first output signal to said output line; and  
15              a second gate operable to receive said second output signal and to  
16              transfer said second output signal to said output line;  
17              wherein the capacitive loading of said first and second logic  
18              modules of each of said data input units is isolated from  
19              said output line by said first and second gates, respectively;  
20              and  
21              wherein only one of said data input units has an active select signal at any  
22              time and wherein said plurality of data input units operate

23 cooperatively to define a fanin multiplexer having a plurality of  
24 data input stages.

1 8. (Original) The multiplexer of claim 7, wherein said first and second  
2 logic modules of said plurality of data input units comprise static logic.

1 9. (Original) The multiplexer of claim 8, wherein each of said first gates  
2 in said data input units comprises a pMOS transistor operable to invert said first signal  
3 transferred to said output line.

1 10. (Original) The multiplexer of claim 9, wherein each of said second  
2 gates in said data input units comprises an nMOS transistor operable to invert said  
3 second signal transferred to said output line.

1 11. (Original) The multiplexer of claim 10, further comprising a keeper  
2 circuit operable to maintain said output line at a predetermined voltage.

1 12. (Original) The multiplexer of claim 11, wherein at least one of said  
2 select signals is "high," and said output line is not connected to a keeper.

1 13. (Currently Amended) A method of operating a multiplexer, comprising:  
2 receiving a first plurality of data input signals and a first ~~plurality~~ set of  
3 select signals in a first logic module and generating a first output  
4 signal in response thereto;  
5 receiving said first plurality of data input signals and a first set of  
6 complementary select signals corresponding to said first set of  
7 select signals in a second logic module and generating a second  
8 output signal in response thereto;

9 using a first gate to receive said first output signal and to transfer said first  
10 output signal to an output line; and  
11 using second gate to receive said second output signal and to transfer said  
12 second output signal to said output line;  
13 using said first and second gates to isolate the capacitive loading of said  
14 first and second logic modules, respectively, from said output line.

1 14. (Original) The multiplexer of claim 13, wherein said first and second  
2 logic modules comprise static logic.

1 15. (Original) The multiplexer of claim 14, wherein said first gate  
2 comprises a pMOS transistor operable to invert said first signal transferred to said output  
3 line.

1 16. (Original) The multiplexer of claim 14, wherein said second gate  
2 comprises an nMOS transistor operable to invert said second signal transferred to said  
3 output line.

1 17. (Original) The multiplexer of claim 13, further comprising a keeper  
2 circuit operable to maintain said output line at a predetermined voltage.

1 18. (Original) The multiplexer of claim 13, wherein said at least one of select  
2 signals is "high," and said output line is not connected to a keeper.